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Abstract— The paper reviews the development of the 3C-SiC
MOSFETs in a unique development project combining
the material and device expertise of HAST (Hoya Advanced
Semiconductor Technologies) and Acreo, respectively. The
motivation for the development of the 3C-SiC MOSFETs and
the summary of the results from the lateral and vertical de-
vices with varying size from single cell to 3×3 mm2 large
devices are reviewed. The vertical devices had hexagonal and
square unit cell designs with 2 µm and 4 µm channel length.
The p-body was aluminum implanted and the source was ni-
trogen or phosphorus implanted. Low temperature Ti/W con-
tacts were evaluated.
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1. Introduction
The 3C-SiC is a cubic polytype of SiC and can be grown
on Si. This means that large 3C-SiC crystals equal in diam-
eter to the commercially available Si wafers can be readily
made. Processing of large area wafers greatly improves cost
per manufactured device. The 6” diameter 3C-SiC wafers
have been demonstrated [1].
The 3C-SiC is a promising material for MOSFET devices
because of high channel mobility due to lower density of
interface states compared to 4H-SiC. Poor performance of
6H- and 4H-SiC MOSFETs is related to the interface states
located in the band gap close to the conduction band edge
limiting the transport of electrons in the channel [2]. Due
to the smaller band gap of 3C-SiC, the interface states ob-
served in 6H- and 4H-SiC are located in the conduction
band and have no effect on the transport properties of the
channel. Channel mobility values of 75 to 260 cm2/Vs have
been reported [3–6].
The 3C-SiC polytype has lower critical electric field value
due to the lower band gap. It means that the drift region
doping corresponding to a given blocking voltage will be
lower compared to the hexagonal 4H- and 6H-SiC poly-
types. This also means that the specific junction capaci-
tance will be lower in the 3C-SiC devices as compared to
the 4H- and 6H-SiC ones. This is an advantage from the
point of view of high speed MOSFETs [7].
Considering all of the above and given large-area substrates
of good quality, 3C-SiC may well be the material of choice
for medium voltage (600 V to 1200 V) MOSFETs.
We have reported earlier on large area lateral 3C-SiC
MOSFETs [8] and on vertical large area 3C-SiC MOSFETs
with varying size from a single unit cell to 3×3 mm2 [9].
We have also reported earlier on the impact of technol-
ogy on the characteristics of vertical 3C-SiC implanted
MOSFETs (DMOSFETs). The MOSFET devices investi-
gated here have a single implanted p-body profile. They
will be, however, referred to as DMOSFETs since they
represent the most simple and close approximation of
double-diffused Si MOSFET concept in SiC technology.
The exact translation of the DMOSFET concept into SiC
technology is sometimes called DIMOSFET (double im-
planted MOSFET). Devices with phosphorus and nitrogen
implanted source were compared. The impact of low tem-
perature Ti/W contacts on the device characteristics was
evaluated and compared to Ni-silicide contacts annealed at
950◦C [10]. In this review we include some of the most
recent results of voltage blocking characteristics and the
temperature dependence of the channel mobility.
2. Lateral MOSFETs
2.1. Experimental
The 2” 3C-SiC 〈001〉 substrates were manufactured by
HAST (Hoya Advanced Semiconductor Technologies).
A 2 µm thick p-type epi layer with an Al-doping
of 1016 cm−3 was grown at Acreo. For epitaxial
LT MOSFETs (lateral trench MOSFETs), an additional
n+ source and drain layer with nitrogen doping concen-
tration of 1019 cm−3 and thickness of 0.3 µm was grown.
The LDD MOSFETs (lightly-doped-drain MOSFETs) were
implanted with nitrogen at 500◦C in order to create two
box profiles with the doping of 1018 cm−3 and 1020 cm−3
in the low doped drain region and source and drain contact
regions, respectively. The gate oxide was grown thermally
for 90 min at 1100◦C in dry oxygen followed by a 3-hour
post-oxidation anneal in wet oxygen at 950◦C. The result-
ing oxide thickness was about 60 nm. The devices have
two level metallization with oxide/nitride isolated bridges
between gate and source interconnections. The 1×1 mm2,
2× 2 mm2 and 3× 3 mm2 devices contain 220, 880 and
1980 unit cells, respectively. A post-processing annealing
was done for 30 min at 400◦C in nitrogen.
2.2. Results
Typical output characteristics of the lateral LDD MOS de-
vices are shown in Fig. 1. Both the drain current and the
leakage current scale linearly with the device size up to the
maximum investigated device size of 3×3 mm2, as shown
in Fig. 2. We could obtain a current of about 0.3 A and
1.2 A with the current flow in the 〈110〉 and 〈110〉 direc-
tion, respectively, from the largest 3×3 mm2 devices with
gate voltage of 20 V.
Lateral 3C-SiC MOSFET devices were fabricated with
the area up to 3× 3 mm2. The LDD MOSFET devices
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Fig. 1. Output characteristics of large-area LDD MOS devices containing 12×5 (a); 22×10 (b); 44×10 (c); 66×10 (d) cells; 4 µm,
400◦C, corresponding to 0.5×0.5 mm2, 1×1 mm2, 2×1 mm2 and 3×1 mm2 device area, respectively. Only data with the current
flow along the 〈110〉 direction are shown. Note leakage current due to the implanted drain junction.
Fig. 2. Drain current (solid line) and leakage current (dotted
line) as a function of the number of unit cells for LDD MOS
devices with 4 µm channel length and current flow along
the 〈110〉 direction.
have blocking capability of 100 V and channel mobil-
ity 2–3 times higher compared to the average 4H-SiC
devices with current flow along the 〈110〉 direction [1].
Channel mobility of devices with current flowing along
the 〈110〉 direction is comparable to that of an average
4H-SiC device. The properties of the fabricated MOSFETs,
of both LT- and LDD-type are dominated by high density of
interface states of the order of 1013 cm−2eV−1. This is at
Table 1
Summary of lateral MOSFET parameters
Parameter
LT MOS (w3) LDD MOS (w4)
After 400◦C After 400◦C
anneal anneal
〈110〉/〈110〉 〈110〉/〈110〉
VTh [V] 5/7.5 3/3–5
µe f f [cm2/Vs] 8–10/2–6 2–4/5–8
(VG = 25 V) (VG = 20 V)
µFE [cm2/Vs] 15–20/6–15 2–6/10–15
(VG = 25 V) (VG = 20 V)
Dit [cm−2/eV−1] 2 ·1013/3 ·1013 2−4 ·1013/3−6 ·1013
Note the dependence of the mobility on the direction
of current flow and high density of interface states,
Dit , obtained from the subthreshold slope.
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present the main reason for the poor performance of 3C-SiC
devices compared to what was reported in [5]. The linear
scaling of the device performance with the device area con-
firms the potential of the 3C-SiC material for fabrication of
large-area devices. A correlation of high leakage current
and high number of extended crystal defects (mainly stack-
ing faults) has been observed. The results are summarised
in Table 1.
3. Vertical MOSFETs
3.1. Experimental
The 10 µm thick, 5 · 1015 cm−3 doped n-type epilayers
were grown on 2” 3C-SiC 〈001〉 substrates manufactured
by HAST [1]. Box profile with the depth of approximately
1 µm and maximum doping of 1018 cm−3 obtained by
means of aluminum implantation combining five energies
from 30 to 700 keV was used to define the p-body re-
gion and the ring termination. The n+ source region is
defined by a box profile obtained by means of either nitro-
gen implantation combining three energies of 50, 90 and
150 keV or phosphorus implantation combining three ener-
gies of 70, 120 and 200 keV. The depth of this box profile
is 0.4 µm and maximum doping is 4 ·1019 cm−3. All im-
plantation processes were performed at room temperature.
The gate oxide was grown thermally for 90 min at 1100◦C
in dry oxygen followed by a 3-hour post-oxidation anneal
in wet oxygen at 950◦ C . The resulting oxide thickness was
about 60 nm. All wafers underwent a shallow nitrogen im-
plantation (30 keV, 5 ·1012 cm−2) in the gate oxide region
prior to the thermal oxidation, which has been reported to
reduce the interface-state density Dit [11]. The fabricated
MOSFETs have two level metallization with oxide/nitride
isolation between gate and source interconnections. De-
vices with the area of 1 mm2 contain up to 976 hexagonal
and 660 square unit cells, while those with the area of
3×3 mm2 contain up to 12000 hexagonal and 8000 square
unit cells.
3.2. Results
An example of the output characteristics and device lay-out
is shown in Fig. 3.
The difference in performance between devices with phos-
phorus (P) and nitrogen (N) implanted source is illustrated
in Fig. 4, where a comparison between P and N doped
400×400 µm2 MOSFETs containing 102 hexagonal cells
and ring termination (active area 7.3 ·10−4 cm2), is shown.
A comparison of channel mobility extracted from the out-
put characteristics of devices with N doped source and
two metallization technologies, nickel silicide and low tem-
perature Ti/W ohmic contacts, is shown in Fig. 5. It is
clearly seen that the channel mobility is degraded in the
case of nickel silicide contacts due to the 950◦C silicida-
tion step performed after gate oxide formation (Fig. 5c).
Fig. 3. Micrograph (a) and output characteristics of a 1×1 mm2
3C-SiC MOSFET containing 976 hexagonal cells with 2 µm chan-
nel length and P implanted source (b). The cell pitch for this
device is 28 µm. High temperature steps following the thermal
oxidation were avoided and the ohmic contact to the source was
made with as-deposited Ti/W.
The channel mobility values are improved by reducing the
thermal budget of the processing steps following the gate
oxidation (Fig. 5b). The channel mobility ranges from 30
to 40 cm2/Vs and from 20 to 30 cm2/Vs for P and N doped
source devices, respectively.
Table 2
Comparison of vertical MOSFET parameters
for devices with P and N implanted source
Parameter
P impl. source N impl. source
Ti/W no anneal Ti/W no anneal
VTh [V] –5 to 3 0
µe f f [cm2/Vs]
30–40 20–30µFE [cm2/Vs]
Dit [cm−2eV−1] 1 ·1013 7 ·1012
Sub-threshold
750 750
slope [mV/dec]
Ron [mΩcm2] 17 (Lch = 2 µm) 24 (Lch = 2 µm)
(VG = 15 V) 30 (Lch = 4 µm) 46 (Lch = 4 µm)
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The devices have high density of interface states of
the order of 1013 cm−2eV−1 and sub-threshold slope
of 750 mV per decade as illustrated in Fig. 6. In spite
of high Dit values relatively high channel mobility was ob-
served. From SiO2/3C-SiC MOS interface studies it is ex-
pected that Dit values can be reduced by at least one order
of magnitude, which again indicates the potential of 3C-SiC
for high current MOSFET devices [12].
Fig. 4. Output characteristics of a device containing 102 hexag-
onal cells with 2 µm channel length and P implanted source (a)
and with N implanted source (b).
The summary of the results obtained from MOSFET with
P and N implanted source is given in Table 2.
Vertical 3C-SiC MOSFET devices were fabricated with
the area up to 3 × 3 mm2. The blocking capability of
MOSFET devices was typically 100 V at leakage cur-
rents below 1 mA. The specific on-resistance obtained
from 0.0025 cm2 and 0.01 cm2 devices with P doped
source was 17 mΩcm2 and 30 mΩcm2 for the chan-
nel length of 2 µm (cell pitch 28 µm) and 4 µm (cell
pitch 33 µm), respectively. For the devices with N doped
source, the corresponding values of the specific on-resis-
tance were 24 mΩcm2 and 46 mΩcm2.
Fig. 5. Channel mobility extracted from the output characteristics
of single hexagonal cell devices with P implanted source and Ti/W
contact (a), with N implanted source and Ti/W contact (b) and
with N implanted source and nickel silicide contact (c). Channel
length Lch = 2 µm.
The drain and the leakage currents scale linearly with
the device size up to the maximum investigated size of
1 × 1 mm2, as in the case of lateral devices. The lin-
ear scaling of the device performance with the device
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area confirms the potential of the 3C-SiC material for the
fabrication of large area MOSFET devices. The block-
ing capability deteriorates with increasing number of cells
due to increasing leakage. Large differences in leakage
current were observed between devices positioned in areas
containing stacking faults and in stacking fault-free areas.
Fig. 6. Sub-threshold characteristics and calculated interface
state density for a device with P implanted source at VDS of 0.1
and 0.2 V.
A correlation of high leakage current and high number of
extended crystal defects (mainly stacking faults) has been
observed. To make full use of the performance 3C-SiC
MOSFETs can offer the number of crystalline defects has
to be reduced.
The values of specific on-resistance are comparable to the
best values demonstrated for 4H-SiC vertical DMOSFETs.
4. Recent results
A significant improvement of the reverse blocking capa-
bility have been obtained in devices made on the mate-
rial obtained recently using the so-called switch-back epi-
taxy (SBE) [13]. Blocking capability between 550 and
600 V has been achieved at a leakage current of 1 µA, as
shown in Fig. 7. The value of the maximum blocking volt-
age agrees well with the expected value of the breakdown
voltage corresponding to the doping and thickness of the
epitaxial drift layer.
Another optimistic finding is that the temperature depen-
dence of the channel mobility is similar to that of the bulk
material as can be seen in Fig. 8. The expected mobil-
ity dependence for the bulk material is shown as a dashed
line in the figure. This is an interesting finding consider-
ing that the temperature dependence of channel mobility
in hexagonal 6H- and 4H-SiC polytypes is often ex-
plained in terms of hopping conduction involving deep
interface traps and that mobility increases with tempera-
ture [14].
Fig. 7. Good blocking characteristics obtained on 1 cell MOS-
FETs made on the latest SBE material.
Fig. 8. Temperature dependence of the channel mobility extracted
from the latest devices. The bulk mobility temperature depen-
dence dominated by the phonon scattering is shown as a dashed
line (the shown dependence holds for the 4H- and 6H- bulk ma-
terial).
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5. Comparison with 4H-SiC MOSFETs
The main differences in the expected performance of the
3C-SiC MOSFETs and 4H-SiC MOSFETs are illustrated
in Figs. 9 and 10 [7].
Fig. 9. The specific on-resistance, Ron, due to the drift region re-
quired for different blocking voltages for selected materials. This
is the theoretical limit of Ron for the MOSFETs with homoge-
neously doped drift region in these materials (a). The specific
value of the junction capacitance for the case of the homoge-
neously doped drift region for selected materials (b).
The window of possible improvement of specific resis-
tance Ron in relation to silicon is smaller in the case of
3C-SiC due to the lower value of the critical electric field
as shown in Fig. 9a. At the same time the lower doping
required for a given blocking voltage in the case of 3C-SiC
results in lower specific junction capacitance and faster de-
vices as illustrated in Fig. 9b.
In Fig. 10 an estimation of the ultimate performance of
DMOSFET devices for different values of the channel mo-
Fig. 10. A comparison of calculated and experimental data for
4H-SiC (a) and the 3C-SiC (b) DMOSFETs, respectively. The
calculated data are for the ideal structure with 10 µm cell pitch and
1 µm channel length (the 1 µm line-width lithography) and for
different values of channel mobility. The experimental data point
for 3C-SiC corresponds to the structure with 28 µm cell pitch
and 2 µm channel length (Ron = 17 mΩcm2). The experimental
values for 4H-SiC are values published by others.
bility is shown based on simulations together with the val-
ues of Ron demonstrated experimentally in the case of both
4H- (Fig. 10a) and 3C-SiC (Fig. 10b) DMOSFETs. It can
54
Development of 3C-SiC MOSFETs
clearly be seen that the voltage range of 3C-SiC DMOS-
FETs is limited to about 1200 V. The simulated structure
is shown in an inset in Fig. 10a.
6. Summary and conclusions
The potential of 3C-SiC for 600 V MOSFET devices has
been verified. The full blocking capability of 550–600 V
has been obtained with new SBE material in the case of
small devices. The leakage current was at the same time
reduced by several orders of magnitude compared to the
conventional material. The current capability has been
shown to scale linearly with the device area. High enough
values of the channel mobility (30–40 cm2/Vs) have been
obtained on large-area devices. The temperature depen-
dence of channel mobility similar to that of the bulk ma-
terial has been obtained in spite of high density of inter-
face states. The device performance is dominated by the
material quality and specifically by the density and distri-
bution of the dislocations. Further improvement is neces-
sary concerning the density of the dislocations and interface
states.
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